I. INTRODUCTION
The track-and-hold circuit (T/H) has many applications in data acquisition systems. A single T/H can serve as an analog memory cell, or multiple T/H cells can be arranged in parallel to form a single-shot transient recorder. A T/H can be especially useful as the front-end to a high-speed analog-to-digital converter (AD) because it mitigates conversion errors due to clock and signal skew bqtween comparators by greatly lowering the slew rate of the input signal. This slew-rate reduction is particularly attractive for superconducting A D S , whose comparators often experience distortion of their threshold characteristics with rapidly changing inputs [l] - [2] .
A Josephson-junction switch, in parallel with a superconducting inductor, is effective for a high-speed current-mode T/H. The zero-resistance branch of a junction's I-V curve offers the potential for an infinite hold time, and the junction's high switching speed promises very short aperture times.
The use of Josephson junctions as current switches in highspeed sampling circuits was proposed by Zappe in 1975 [3] . This sampler and subsequent variations [4] sample a repetitive waveform by making multiple comparisons with a slow ramp. Although this type of sampler achieves time resolution on the order of 10 ps, it is not a true T/H, as it requires a periodic input and its output in hold mode is not a fixed current.
Another class of Josephson sampling circuits, first sug-
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gested by Davidson in 1980 [5] - [6] , can generate the necessary time-invariant output sample from a non-repetitive ac input. The main limitation of this architecture is thatthe output is only available after the input current is returned to zero. A variant of the Davidson topology that behaves as a true T/H and eliminates the retum-to-zero requirement has also been reported [2] ; however, this circuit is susceptible to clock feedthrough since both the signal and the clock are singleended with respect to ground. Furthermore, its hold-mode isolation is poor, since the input current divides between the switch inductance and the storage inductance. A true superconducting T/H using magnetic suppression of a large, shaped Josephson junction's critical current was demonstrated by Go er al. [7] . Since the magnetic control line is electrically isolated from the hold loop, this circuit does not suffer from clock feedthrough, but the input current still divides between the switch and storage inductor in hold mode. Unfortunately, the resolution of the T/H is degraded by the incomplete suppression of the critical current at the null, and this T/H requires very high control currents to open the junction switch.
A superconducting T/H that utilizes a junction bridge as a switch has been demonstrated recently [8] . It is based on a junction's nonlinear quasiparticle conductance. Since the incremental resistance of the junction in hold mode is nonzero, however, this circuit has a high droop rate. Moreover, the hold-mode isolation is poor, as high-speed inputs will still divide between the switch and the storage inductor, even though the former is resistive in hold mode. This paper presents a new Josephson-junction-bridge T/H that has high hold-mode isolation and zero droop rate [9] . Section I1 presents the design and simulation of the T/H; Section I11 covers the experimental results.
DESIGN AND SIMULATION
The T/H topologies presented in the previous section [2] , [7]-[8] consist of a simple junction switch in parallel with a storage inductor. As noted earlier, a disadvantage of this configuration is that, in hold mode, the input signal divides between the switch and the inductor, compromising the isolation of the T/H. Fig. 1 shows an ideal schematic of an improved T/H topology that incorporates a double-n switch. This switch is the current-mode dual of a voltage T switch, of which a semiconductor diode bridge T/H is an example. The two series switches, S,, and S,,, improve the isolation of the T/H by introducing a transmission zero into the hold-mode transfer function. The two parallel switches, S, , and Sp2, close the input and output current paths, respectively. In track mode the switch states are complemented, allowing the input current to flow directly through the inductor. Fig. 2 shows a simplified schematic of the double-x-switch T/H in which each of the switches is implemented using a pair of Josephson junctions. The bridge is symmetric, so the critical currents of the four parallel junctions are nominally equal (Ic,,), as are the critical currents of the series junctions (IcJ and the four dc bias currents (IB). The T/H is controlled by two synchronized clock current sources, each of which is twice the amplitude of the bias current (IK = 2IB). The bias, clock, and input current sources are implemented with 5042 resistors in series with external voltage sources.
In track mode, IKa and IKb are zero. If the circuit is balanced, the bias currents, which are common-mode with respect to the storage inductor, flow through their respective parallel junctions to ground. The amplitude of the bias current is sufficient to keep the parallel junctions in the normal (resistive) state (IB 2 IC,,). Since the series junctions carry no bias current, they remain superconducting. Thus, at low frequencies, the differential input current flows through the two series switches and the hold inductor, making Iour equal to li,.
To switch to hold mode, the clock currents are raised, steering the bias currents from the parallel junctions to the series junctions. The magnitude of the clock current is sufficient to open the series switches by driving the series junctions into the normal state (IK 2 21c,s) . The parallel junctions, which are starved of their common-mode control currents, return to the superconducting state, thus closing the input and output current paths.
A cursory examination of Fig. 1 shows that in order for the T/H to switch from track mode to hold mode without disrupting the current flowing in the storage inductor, the parallel switches must close before the series switches open. By examining how the clock current is steered from the parallel switch to the series switch during the rransition from track mode to hold mode, it can be shown that this make-beforebreak switching sequence yields the worst-case constraint:
where IF, is the full-scale signal current and IR,, is the return current of the parallel junctions, given by:
where Qo is the flux quantum, and p,, C, and Rp are the Stewart-McCumber parameter, capacitance, and effective shunt resistance of the parallel junctions, respectively.
In hold mode, the output current circulates in a superconducting loop so it is quantized in steps corresponding to an integer number of fluxons. Because L2 dominates the inductance of the loop, the current step size, AI, is given by:
Since the TATS input is bipolar, its dynamic range is simply: 21FdM. The full-scale input and dynamic range are clearly maximized by maximizing IR,: and minimizing the amount that 1, exceeds For typical junction parameters, the parallel junctions must be heavily shunted to achieve acceptable dynamic range.
The T/H was designed conservatively to achieve a modest resolution with a factor of two safety margin in choosing the parallel junction shunts. To obtain 5-bit nominal dynamic range we chose IC,, = 640 pA, Rp = 375 msZ, and L, = 100 pH, giving AI = 20 pA and IFS > 320 PA.
The T/H was simulated using the JSIM Josephson circuit simulator [lo]. rms nonlinear sampling error to the rnis quantization error of an ideal quantizer, is 4.6 bits over its f320 pA input range. The tracking and acquisition dynamics of the T/H are firstorder with a time constant given by the ratio of L2 to rp, the small-signal resistance of the parallel junction in the normal state. Since the parallel junctions are heavily shunted, rp is nearly equal to the shunt resistance. The T/H has approximately 750 MHz analog bandwidth and 725 ps acquisition time to 5-bit accuracy, corresponding to a 700 MSIs peak sampling rate (assuming a 50% sampling clock duty cycle). The bandwidth of the T/H can be increased by stacking junctions to increase the total rp, as demonstrated in [6] and [8] . Fig. 4 shows the simulated sampling response of the T/H with a 1 GHz full-scale sine input. The sampled values were extracted from a beat-frequency simulation spanning many nanoseconds. The abscissa, equivalent time, is the delay, modulo the period, of the clock with respect to the input. Over the entire input bandwidth, the hold-mode transfer function of the T/H contains only a zero at the origin. In hold mode, the perturbation of the output current due to a full-scale input is orders of magnitude less than 1 LSB.
EWERIMENTAL RESULTS
The T/H was fabricated in the Lincoln Laboratory niobium trilayer process [ 111 using conservative 5-pm minimum geometry and 1000 A/cm2 nominal critical current density. The measured critical currents of the junctions were about 20% below target. The sheet resistance of the resistors was close to the target value of 2.5 WO, but the shunt resistors were 25% higher than expected due to contact resistance.
Since the hold time of the T/H is theoretically infinite, the T/H can be exercised at speed using full-bandwidth inputs and a short-risetime single-shot clock. Its output current can then be measured accurately using a dc SQUID in a fluxlocked-loop configuration [ 121 coupled to the T/H via a small transformer in series with the storage inductor. The singleshot clock eliminates the ambiguities of measuring average outputs in repetitive sampling tests. The flux-locked loop used for these tests was capable of about 1 pA resolution and repeatability, an order of magnitude better than the expected resolution of the T/H. Fig. 5 shows the measured dc sampling response of the T/H; it is qualitatively very similar to the simulated response shown in Fig. 3 . Since the actual critical currents are lower and the shunt resistances are higher than their respective design values, IFS is lower than predicted, but it still exceeds the 320 pA specification due to the conservative choice of the parallel junction shunt resistors. The total inductance of the hold loop is slightly higher than the target of 100 pH, resulting in Al = 19 pA. The measured dc resolution is 4.5 effective bits, close to the simulated value. response of the T/H. The pulse generator that drives the T/H's clock input is phase locked to the syathesizer that produces the sinusoidal input. The single-ended output of the synthesizer is converted to complementary inputs by a hybrid whose frequency response is calibrated out prior to each test. The coarse 63 ns variable delay of the pulse generator and the fine 1.5 ns delay in the signal path are used to vary the phase of the clock with respect to the sinusoidal input. Fig. 7 shows the measured sampling response of the T/H with an 800 MHz input. Again, the measured response is qualitatively very similar to the simulated response shown in Fig. 4 . The half-power bandwidth of the T/H, determined by fitting a first-order frequency response to the gains measured i -7 MHz sinusoidal input. The output samples are shown as triangles; the solid curve is an offset sine, fitted to the sampled data so as to minimize the rms error. The sampling pulse width is 10 ns. over a range of input frequencies from 20 MHz to 1.2 GHz, is 900 MHz. The bandwidth is higher than predicted primarily because of the higher shunt resistance.
The acquisition time of the T/H was measured by varying the sampling pulse width used to acquire a full-scale change in held current. Plotting the sampled value vs. sampling pulse width reveals the (quantized) acquisition dynamics. This step response was first-order with a settling time to 5-bit accuracy of 550 ps, corresponding to a sampling rate of 900 MUS. The reduced acquisition time agrees with the higher observed halfpower bandwidth.
IV. CONCLUSION
The Josephson-junction-bridge T/H is a novel topology for a true superconducting T/H that achieves high hold-mode isolation and zero droop rate. The measured performance of the T/H agrees well, both qualitatively and quantitatively, with that predicted by calculations and simulations.
